LearnViz CompSci
Home / Learn / Computer Architecture & Logic / Microarchitecture Side Channels

Advanced Topic 47 of 51 Computer Architecture & Logic

Microarchitecture Side Channels

Leaks exploiting timing and cache behavior of CPUs.

How it works

Side channels leak information through physical or timing effects of computation rather than through the program's intended outputs. Microarchitectural ones exploit shared hardware state such as caches, branch predictors and execution ports: Prime+Probe and Flush+Reload measure cache access times, while Spectre and Meltdown use speculative execution to read protected memory. Attackers infer secrets like cryptographic keys from timing differences.

Step-by-step walkthrough

  1. The attacker fills the cache with its own data.
  2. The victim runs and its memory accesses evict some lines.
  3. The attacker times its reloads.
  4. Slow lines show what the victim touched, leaking secrets.
  5. Mitigations include constant-time code and partitioned caches.

Where it is used

Security researchers, cloud providers and operating-system and browser vendors study and mitigate them. Constant-time cryptographic code, cache partitioning, site isolation and microcode updates all respond to side channels.

Common pitfall

Mitigations such as disabling speculation and flushing predictors cost performance, and new variants keep appearing. Shared hardware in cloud environments makes isolation hard. Developers should use vetted constant-time libraries, avoid secret-dependent branches and memory indexes and keep systems patched.

Where it fits in the course

Microarchitecture Side Channels is topic 47 of 51 in Computer Architecture & Logic, rated Advanced. It follows Memory Consistency Models. The next topic is FPGA.

Practice and explore

How to study this topic

  1. Read the explanation above and restate the definition in your own words.
  2. Open the interactive lesson and answer its mini quiz.
  3. Read the common pitfall, then write a short example that avoids it.
  4. Check your understanding in the Computer Architecture & Logic quiz, and revisit the topic if you miss a question.

Frequently asked questions

What is Microarchitecture Side Channels?
Leaks exploiting timing and cache behavior of CPUs. It belongs to Computer Architecture & Logic and is an advanced-level topic.
Where do people use Microarchitecture Side Channels?
Security researchers, cloud providers and operating-system and browser vendors study and mitigate them.
What is the most common mistake with Microarchitecture Side Channels?
Mitigations such as disabling speculation and flushing predictors cost performance, and new variants keep appearing.
What should I learn before this topic?
Start with Memory Consistency Models, the topic just before it in Computer Architecture & Logic.
How can I practice it?
Answer the mini quiz in the interactive lesson, then take the Computer Architecture & Logic quiz.
Is Microarchitecture Side Channels hard to learn?
It is an Advanced topic. Expect to read the explanation more than once and to connect it with earlier topics. Working through a small example by hand helps most.
How long does it take to learn Microarchitecture Side Channels?
Most learners can read the explanation and finish the interactive lesson in under an hour. Fluency comes from applying the idea, so plan a few short practice sessions with the quiz.
Which topics are related to Microarchitecture Side Channels?
Memory Consistency Models, FPGA, RAID are closely connected. The full list is in the related topics section of this page.
What should I study after Microarchitecture Side Channels?
Continue with FPGA, the next topic in Computer Architecture & Logic.

Related topics